Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop
نویسندگان
چکیده
منابع مشابه
High-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملReduced Power Flip Flop Design for Clock Distribution Networks
In this paper a technique is proposed to reduce the power consumption in clock distribution networks. Power has become a major issue in most VLSI designs. Power distribution in VLSI differs from product to product. However it is interesting to note that clock system and logic part itself consume most of total chip power. In practise a large portion of clock distribution network (CDN)s and flip ...
متن کاملSelf Controllable Pass Transistor Low Power Pulsed Flip-Flop
In this paper, a novel low power pulsed flip-flop (PFF) using self-controllable pass transistor logic is presented. The pulse generation logic comprising of two transistor AND gate is used in the critical path of the design for improved speed and reduced complexity. In the D to Q path inverter is removed and the transistor is replaced with pass transistor logic. The pass transistor is driven by...
متن کاملDesign of Low Power Sequential Circuits by Using Clocked Pass Transistor Flip Flop
Clocks distribution networks (CDN’s) play a vital role in synchronous circuits. The clock distribution network distributes the clock signal to the all sequential elements in the synchronous system. There is several designs are proposed to design efficient clock distribution networks. Very much concentration has been given to the characteristics of the clock signals and electrical networks used ...
متن کاملStudy of Static Power of Clocked Pair Shared Flip Flop For Low Power Clocking System
In the past, the major issue of the VLSI designer were area, cost, performance, and reliability; power consideration was mostly of only inferior importance. But over the last few years power in the circuit is the major problem now days which is being faced by the very large scale integration industries. The power dissipation in any circuit is usually take place by the clocking system which incl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems I: Regular Papers
سال: 2015
ISSN: 1549-8328,1558-0806
DOI: 10.1109/tcsi.2015.2402938